# My thoughts on analog design



MPOSSisle Unknown **Carsten Wulff 2022** 

## How I see our roles

**Professors:** Guide students on what is might be possible

make something (more) possible

possible

complicated into easy

**Industry:** Take what is possible, and/or complicated, and make it easy

- impossible, possible, and hints on what
- **Ph.D students:** Venture into the unknown and
- Master students: Learn all that is currently
- **Bachelor students:** Learn how to make

The world is analog. The laws of behavior are written in the mathematics of calculus <sup>1</sup>

$$\oint_{\partial\Omega} {f E} \cdot d{f S} = rac{1}{\epsilon_0} \iiint_V 
ho \cdot dV$$

Relates net electric flux to net enclosed electric charge

$$\oint_{\partial\Omega} {f B} \cdot d{f S} = 0$$

Relates net magnetic flux to net enclosed magnetic charge

$$\oint_{\partial \Sigma} {f E} \cdot d\ell = - {d \over dt} \iint_{\Sigma} {f B} \cdot d{f S}$$

Relates induced electric field to changing magnetic flux

$$\oint_{\partial \Sigma} {f B} \cdot d\ell = \mu_0 \left( \iint_{\Sigma} {f J} \cdot d{f S} + \epsilon_0 rac{d}{dt} \iint_{\Sigma} {f E} \cdot d{f S} 
ight)$$

Relates induced magnetic field to changing electric flux and to current density

<sup>1</sup> Maxwell's equations





### The behavior of electrons is written in quantum mechanics

$$\psi(x,t$$

Probability amplitude of an electron

$$rac{1}{2m}rac{\hbar}{j^2}rac{\partial^2}{\partial^2 x}\psi(x,t)+U(x)\psi(x,t)=-rac{\hbar}{j}rac{\partial}{\partial t}\psi(x,t)$$

Space and time evolution of an electron (Schrödinger equation)

$$n = \int_{E_1}^{E}$$

Electron density (Density of states)

$$f(E)=rac{1}{e^{(E_i-E_F)/kT}+1}$$

$$A = A e^{j(kx-\omega t)}$$

$$^{_{2}}N(E)f(E)dE$$

Relates the average number of fermions in thermal equilibrium to the energy of a single-particle state (Fermi-Dirac statistics)

The abstract digital world is written in the mathematics of boolean algebra<sup>4</sup>

1 = True, 0 = False

Α	B	NOT(A AND B)		
0	0	1		
0	1	1		
1	0	1		
1	1	0		

All digital processing can be made with the NOT(A AND B) function!

<sup>4</sup> Boolean algebra



## People that design digital circuits can reuse the work of others





## People that design analog circuits can learn from others, but need to deal with the real world on their own

### Should we do as much as possible in the abstract digital world?





Carsten Wulff 2022

9



**19"** × **15"** × **26"** 150 lbs

\$8,500.00

## Worlds first commercial ADC

One of the first commerical offerings of a successive approximation analog-to-digital converter 5

<sup>5</sup> https://www.analog.com/media/en/training-seminars/tutorials/mt-021.pdf

Carsten Wulff 2022

Courtesy, **Analogic Corporation** 8 Centennial Drive Peabody, MA 01960

http://www.analogic.com

### Figure 5: 1954 "DATRAC" 11-Bit, 50-kSPS SAR ADC Designed by Bernard M. Gordon at EPSCO

# There will always be analog circuits, because the real world is analog

# Why is reuse of analog circuits hard?

### Life of an analog designer: Schematic Design





### Life of an analog designer: Layout Design





# My journey on "How can I simplify analog design?"

# rigger

# Analog Circuit Design in Nanoscale CMOS Technologies

Classic analog designs are being replaced by digital methods, using nanoscale digital devices, for calibrating circuits, overcoming device mismatches, and reducing bias and temperature dependence.

By LANNY L. LEWYN, Life Senior Member IEEE, TROND YTTERDAL, Senior Member IEEE, CARSTEN WULFF, Member IEEE, AND KENNETH MARTIN, Fellow IEEE



Fig. 6. A portion of an amplifier cell with regular device pitch in both X and Y directions (upper metal layers removed for clarity). For best HF performance, all devices' substrate ties are placed on either side of two-finger gate patterns. Grounded stripes of poly are interposed between device active area and all substrate ties to minimize the need for reticle compensation (OPC) and also reduce poly etch loading to achieve good CD accuracy.

CONTRIBUTED P A P E R

# Problem



**f**<sub>snyq</sub> [Hz]

# Architecture



### ISSCC 2004 / SESSION 14 / HIGH-SPEED A/D CONVERTERS / 14.7

### 14.7 A 6b 600MHz 10mW ADC Array in Digital 90nm CMOS

Dieter Draxelmayr

Infineon Design Centers, Villach, Austria

Low power A/D conversion is the key to many applications, especially in portable equipment. Therefore much effort has been put into the creation of low-power architectures and low-power designs [4,5]. In the last few years, we also saw the advent of parallel ADC structures designed to achieve higher speed than possible before. However, using parallelism we also can exploit the power efficiency of simple ADC structures in order to get high performance A/D conversion at low power. In this paper, eight successive approximation ADCs have been put in parallel to get high throughput at low power. We have achieved a sampling rate of 600MHz at a power consumption of 10mW, which to our knowledge is the lowest power reported for high speed ADCs. which are the buffer RAM. The nine smaller blocks next to them are the nine converters. In principle the converter array consists of eight converters, but there is also a nineth converter for evaluation purposes.

The chip has been fabricated in a "digital" 90nm CMOS process with 6 metal layers. The capacitors are formed with regular metallization layers, so no MIM-cap has been used. Due to the low analog requirements of the charge-redistribution architecture, only regular threshold transistors have been used. The chip operates at a supply from 1 to 1.2V. Current consumption is 8.5mA in the analog portion, as predicted.

Converter arrays are known to suffer from several mismatch effects. In principle, any kind of mismatch between the converters may generate additional error components. Figure 14.7.4 shows a spectrum of the array taken at 600MHz clock and 329MHz input frequency. We see several spurious tones which take the SINAD down to 24.6dB. The dominant tones come from the individual offset values. We can remove the offsets by sub-



### 9-bit SAR ADC with 28 nm FDSOI transistors

9-bit SAR ADC with IO voltage (180 nm) FDSOI transistors



## How to make multiple SAR ADCs with limited time?

Spend 50% of time for 6 months to **develop** a tool to make SAR **ADCs** 

Spend 50% of time for 6 months to **make** the SAR ADCs



16 k Perl lines. Ported to C++ for speed  $\Rightarrow$  ciccreator

**Carsten Wulff 2022** 

```
{ "name" : "DMOS" ,
 "class" : "Gds::GdsPatternTransistor",
 "yoffset": -0.5,
 "widthoffset" : -1,
 "fillCoordinatesFromStrings" : [
            "OD",
            "-----XXXX",
            "----xCxC-----xCxC",
            "----xxxx".
            "----xCxC-----xCxC",
            "-----xxxx"
         ],
            "PO",
            "-mmmmmmmmmmmm-----",
            "_____".
            "-mmmmmmmmcxc----"
            "_____"
            "-mmmmmmmmmmm-----"
         ],
            "M1",
            "-----XXXX"
            "----wDww-----xxxx"
            "----wGww---xBxx"
            "----wSww-----xxxx"
            "-----xxxx"
```

- Structure and any other property is described in JSON (JavaScript Object Notation)
- "name" is the name of the cell •
- "class" defines which object to use  $\bullet$
- All other classes in the JSON object refer to • object methods (there are some special functions, but more on that later)
- Convert a text string into a layout drawing •
  - c = contact•
  - C = center contact on rectangle left edge ۲
  - x = fill rectangle •
  - m = use minimum length poly •
  - w = use "width" from techfile
  - DGSB = add ports ۲









## A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers

	Weaver [5]	Harpe [9]	Patil [10]	Liu [11]	This work	
Technology (nm)	90	90	28 FDSOI	28	28 FDSOI	
Fsample (MS/s)	21	2	No sampling	100	2	20
Core area (mm <sup>2</sup> )	0.18	0.047	0.0032	0.0047	0.00312	
SNDR (dB) SFDR (dBc) ENOB (bits)	34.61 40.81 5.45	57.79 72.33 6.7 - 9.4	40 30 6.35	64.43 75.42 10.41	46.43 61.72 7.42	48.84 63.11 7.82
Supply (V) Pwr (µW)	0.7 1110	0.7 1.64 -3.56	0.65 24	0.9 350	0.47 0.94	0.69 15.87
Compiled FoM (fJ/c.step)	Yes 838	No 2.8 - 6.6	No 3.7	No 2.6	Y 2.7	es 3.5

14-2 (7055)

IEEE Asian Solid-State Circuits Conference November 4 – 6, 2019 The Parisian Macao, Macao SAR, China

### A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration

Harald Garvik<sup>\*</sup>, Carsten Wulff<sup>†</sup> and Trond Ytterdal<sup>\*</sup>

Email: harald.garvik@ntnu.no

\*Dept. of Electronic Systems, Norwegian University of Science and Technology (NTNU), Trondheim, Norway <sup>†</sup>Nordic Semiconductor, Trondheim, Norway

Abstract—This paper<sup>1</sup> presents a noise-shaping SAR ADC with an on-chip, foreground capacitive DAC (CDAC) calibration system. At start-up, the ADC uses the LSBs in the CDAC to measure and digitize the errors of the MSBs. A synthesized digital module accumulates the noise-shaped measurements, computes calibration coefficients, and corrects ADC codes at run-time. The loop filter implements two optimal zeros and two poles, and achieves 27.8 dB in-band attenuation at an oversampling rate (OSR) of 4. The prototype is implemented in 28 nm FDSOI, and achieves 68.2 dB SNDR at 5 MHz bandwidth, while consuming 108.7 µW from a 0.8 V supply. The Walden FOM is 5.2 fJ/conv.- Fig. 1. Proposed noise-shaping SAR architecture. Blue blocks and paths are step. The layout of the ADC is compiled from a netlist, a rule file, and an object definition file.



only active in calibration mode.

### Instance with ADC core only.



ADC instance with code correction.



## Since then

Measured: 28 nm FDSOI, 55 nm Ported: 22 nm FDSOI, 22 nm, 28 nm, 65 nm, 130 nm

Finally, there is an open source port to skywater 130nm! wulffern/sun*sar9b*sky130nm



27





# Super simple transistor was a good choice for portability





### 2016 (Perl compiler)

### 2022 (C++ compiler)

```
{ "name": "SARCMPHX1 CV",
                                                                                       { "name": "SARCMPHX1 CV",
                                                                                         "description" : "Half a strong-arm comparator",
  "description" : "Half a strong-arm comparator",
                                                                                         "class" : "Layout::LayoutDigitalCell",
  "class" : "Layout::LayoutDigitalCell",
  "setYoffsetHalf" : "",
                                                                                         "setYoffsetHalf" : 1 ,
  "rows" : 7,
                                                                                         "rows" : 7,
  "beforeRoute" : {
                                                                                         "meta" : {
    "addDirectedRoutes" : [ ["PO", "VMR", "MN6:G-MP6:G"],
                                                                                              "noSchematic" : true
                            ["M1","VMR","MP4:G||MP6:G"],
                                                                                         },
                                                                                         "decorator" : [
                            ["M1","CI","MN1:G||MN5:G"],
                                                                                            {"ConnectSourceDrain" : ["M1","||",""]}
                            ["M1", "N2", "MN1:D, MN3:D, MN5:D-|--MP1:D"],
                            ["M1","N1","MN0:D,MN2:D|-MN4:D"],
                                                                                         ٦,
                            ["M1","N1","MN0:D-|--MP0:S"],
                                                                                         "beforeRoute" : {
                            ["M1","C0","MP3:D,MP5:D--|-MN6:D"],
                                                                                           "addDirectedRoutes" : [ ["PO", "VMR", "MN6:G-MP6:G"],
                            ["PO","CK","MN0:G-MP0:G"],
                                                                                                                    ["M1","VMR","MP4:G||MP6:G"],
                            ["M1","CK","MP0:G,MP1:G-|MP3:G"],
                                                                                                                    ["M1","CI","MN1:G||MN5:G"],
                            ["M4","NC","MP2$:D--|--MP2:G"]
                                                                                                                    ["M1", "N2", "MN1:D, MN3:D, MN5:D-|--MP1:D"],
                                                                                                                    ["M1","N1","MN0:D,MN2:D|-MN4:D"],
                          ٦
    },
                                                                                                                    ["M1","N1","MN0:D-|--MP0:S"],
    "afterRoute" : {
                                                                                                                    ["M1","CO","MP3:D,MP5:D--|-MN6:D"],
    "addPortOnRects" : [ ["AVDD", "M4" ],
                                                                                                                    ["PO","CK","MN0:G-MP0:G"],
      ["N1","M1","MN4:D"],
                                                                                                                    ["M1","CK","MP0:G,MP1:G-|MP3:G"],
       ["N2","M1","MN5:D" ]]
                                                                                                                    ["M4","NC","MP2$:D-|--MP2:G"]
}
}
                                                                                           },
                                                                                           "afterRoute" : {
                                                                                                      "addPortOnRects" : [["BULKP", "M1"],
                                                                                                         ["BULKN","M1"],
                                                                                                         ["AVDD","M4" ],
                                                                                                         ["N1", "M1", "MN4:D"],
                                                                                                         ["N2","M1","MN5:D" ]]
                                                                                           }
                                                                                       }
```

# Usage is hard, requires a new type of analog designer/programmer

# wulffern/aicex





### Most pictures by DALL-E

