# TFE4188 - Introduction to Lecture 7 Voltage regulation

1

# Goal

## Why do we need voltage regulation

## Introduction to **linear regulators**

## Introduction to switched regulators







Primary Cell	LiF€
	Alk
	LiM

Secondary	Li-lo
Cell	

USB

Carsten Wulff 2023

# Voltage source

### Chemistry Voltage [V]

0.8 - 3.6 eS2 + Zn/ /MnO2 +1nO2

2.5 - 4.3 on

### 4.0 - 6.5 (20)

## Core

# Node [nm] Voltage [V]

180	1.8	
130	1.5	
55	1.2	
22	0.8	

# 10 Voltage [V] 5.0 3.0 1.8 1.2





### 2.5V - 4.3V

Name	Voltage	Min [nA]	Max [mA]	PWR DR [dB]
VDD_VBUS	5	10	500	77
VDD_VBAT	4	10	400	76
VDD_IO	1.8	10	50	67
VDD_CORE	0.8	10	350	75

7



Figure 1. Regulators used in nRF5340

# Linear Regulators





# PMOS pass fet

# NMOS pass fet

122

—





# LDO's in JSSC



A Scalable High-Current High-Accuracy Dual-Loop Four-Phase Switching LDO for Microprocessors

IEEE JOURNAL OF SOLID-STATE CIRCUITS

# A Scalable High-Current High-Accuracy Dual-Loop Four-Phase Switching LDO for Microprocessors

Xiangyu Mao, Yan Lu<sup>D</sup>, Senior Member, IEEE, and Rui P. Martins<sup>D</sup>, Fellow, IEEE

Abstract—High-performance microprocessors need high current (ampere-level), high accuracy, and fast-response power supplies. Comparing to analog and digital low-dropout (LDO) regulators, the switching LDO can be a better candidate for such requirements, as it can drive large power transistor(s) fast and accurately. However, conventional switching LDOs need large load capacitance to reduce the output ripple, which restricts their applications. This article presents a 1.5-A fully-integrated switching LDO for microprocessors, with an easily scalable load capability. Here, we introduce three techniques together to relief since the highest frequency core dictates the minimum  $V_{\rm IN}$ level, other low-frequency cores will waste extra power. Fullyintegrated voltage regulator can supply the local voltage domain for per-core dynamic voltage and frequency scaling (DVFS), as shown in Fig. 1 [1].

Inductor-based converters usually offer high efficiency with a high-quality factor (Q) power inductor. However, implementing high-Q inductors on silicon is challenging. In [2], huck converters have been demonstrated using on-chin induc-



### Fig. 2. LDO control methods.

**Carsten Wulff 2023** 



Fig. 17. System architecture of the proposed LDO with scalable load capability.

Module	Area(mm <sup>2</sup> )	
4-Phase PWM Controller	0.0128	
Current-Limited Module	0.006	
AVP Regulator	0.0052	
IBIAS Circuit	0.00088	
Total LDO Controller	0.02488	
Power cells×7	0.0033×7	

# Switched Regulators

### **Reference Guide to Switched DC/DC Conversion**

DC/DC converters convert one DC voltage level to another. Switched-mode DC/DC converters use a FET switch and a storage element to first store energy, then release it to achieve the desired output voltage. The common arrangements of switches and storage elements, or topologies, are shown below.



# Reference Guide to Switched DC/DC Conversion

# Inductive DC/DC converters



 $I_x(t) = rac{1}{L}\int V_x(t)dt$ 

# Pulse width modulation (PWM)

Jupyter PWM BUCK model





# Pulsed Frequency Mode (PFM)





### Jupyter PFM BUCK model



# BUCKs in JSSC



### A 10-MHz 2–800-mA 0.5–1.5-V 90% Peak Efficiency Time-Based Buck Converter With Seamless Transition Between PWM/PFM Modes

814

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 53, NO. 3, MARCH 2018

### A 10-MHz 2–800-mA 0.5–1.5-V 90% Peak Efficiency Time-Based Buck Converter With Seamless Transition Between **PWM/PFM** Modes

Seong Joong Kim<sup>®</sup>, Woo-Seok Choi<sup>®</sup>, Robert Pilawa-Podgurski, and Pavan Kumar Hanumolu, *Member, IEEE* 

Abstract—Time-based controllers are well suited for implementing both single- and multi-phase wide bandwidth high switching frequency pulsewidth modulation (PWM)-based dc-dc converters. They also consume very little quiescent current but their light load efficiency is severely degraded by switching losses. We explore pulse frequency modulation (PFM) that is commonly used to improve light load efficiency in voltage-mode controllers and extend its operation to time-based controllers. To maintain high efficiency even in the presence of dynamic load variations, we present techniques to perform automatic and seamless switching between PWM/PFM modes. Fabricated in a 65-nm CMOS, the prototype buck converter using the time-based PWM/PFM control achieves 90% peak efficiency and >80% efficiency over a load current range of 2-800 mA. Output voltage changes by less than 40 mV during PWM to PFM transitions.

Index Terms—Buck converter, high switching frequency, light load efficiency, mode switching, pulse frequency modulation (PFM), pulsewidth modulation (PWM), time-based control.

Ι ΙΝΤΡΟΡΗΟΤΙΟΝ

the need for a wide bandwidth error amplifier, a pulsewidth modulation (PWM) in analog controllers or a high-resolution analog-to-digital converter (ADC), and a digital PWM in digital controllers. Time-based controller was also shown to be very effective for implementing high-efficiency multi-phase converters [9]. By generating multi-phase control signals with precisely matched duty cycles, a time-based approach achieves implicit passive current matching [9] needed for maximizing efficiency [10], [11]. To summarize, the time-based control enables high  $F_{SW}$  compact dc-dc converters that consume low quiescent current and achieve high efficiency over a wide range of load currents through multi-phase operation. However, large switching losses that come with high  $F_{SW}$  severely degrade efficiency under light load conditions. Consequently, efficiency of state-of-the-art time-based buck converters deteriorates significantly at light loads (<50 mA) [8], [9]. Because efficiency under light load condition has significant impact on battery



Loss components and efficiency verses load current in (a) PWM Fig. 1. mode and (b) PFM mode.

Carsten Wulff 2023



Fig. 7. Simplified buck converter that uses both PWM and PFM modes.



# Boost





